| Document Type
|
:
|
BL
|
| Record Number
|
:
|
1027935
|
| Doc. No
|
:
|
b782305
|
| Main Entry
|
:
|
Navabi, Zainalabedin.
|
| Title & Author
|
:
|
Verilog digital system design : : RT level synthesis, testbench, and verification /\ Zainalabedin Navabi.
|
| Edition Statement
|
:
|
2nd ed.
|
| Publication Statement
|
:
|
New York :: McGraw-Hill,, ©2006.
|
| Series Statement
|
:
|
McGraw-Hill electronic engineering
|
| Page. NO
|
:
|
xvi, 384 pages :: illustrations ;; 24 cm ++ 1 CD-ROM (4 3/4 in.).
|
| ISBN
|
:
|
0071445641
|
|
|
:
|
: 0071588922
|
|
|
:
|
: 9780071445641
|
|
|
:
|
: 9780071588928
|
| Bibliographies/Indexes
|
:
|
Includes bibliographical references and index.
|
| Contents
|
:
|
Chapter 1: Digital System Design Automation with Verilog -- Chapter 2: Register Transfer Level Design with Verilog -- Chapter 3: Verilog Language Concepts -- Chapter 4: Combinational Circuit Description -- Chapter 5: Sequential Circuit Description -- Chapter 6: Component Test and Verification -- Chapter 7: Detailed Modeling -- Chapter 8: RT Level Design and Test -- Appendix A: List of Keywords -- Appendix B: Frequently Used Sysytem Tasks and Functions -- Appendix C: Compiler Directives -- Appendix D: Verilog Formal Syntax Definition -- Appendix E: Verilog Assertion Monitors.
|
| Abstract
|
:
|
"This rigorous tutorial shows electronics designers and students how to apply Verilog in sophisticated digital systems design, using over a hundred skill-building, fully worked-out, and simulated examples. Completely updated, the second edition covers Verilog 2001, new synthesis standards, testing and testbench developments, and the new OVL verification library. You'll find out just what's involved in using Verilog hardware description language (HDL) in digital system design. HDL expert Zain Navabi explains the design process in logical sequence -- the way it's done in the real world.
|
|
|
:
|
Moving from simple concepts to the more complex, Navabi interprets Verilog constructs related to design stages and design abstractions, including behavioral description, dataflow description, and structure description. With emphasis on the concepts of concurrency and delay in hardware, the text helps you grasp the essence of HDLs. Clear specification of learning objectives at the beginning of each chapter and end-of-chapter problems focus attention on key concepts."--Pub. desc.
|
| Subject
|
:
|
Electronic digital computers-- Computer-aided design.
|
| Subject
|
:
|
Verilog (Computer hardware description language)
|
| Subject
|
:
|
Electronic digital computers-- Computer-aided design.
|
| Subject
|
:
|
Verilog (Computer hardware description language)
|
| Dewey Classification
|
:
|
621.39/2
|
| LC Classification
|
:
|
TK7885.7.N36 2006
|