| Document Type
|
:
|
BL
|
| Record Number
|
:
|
1036120
|
| Doc. No
|
:
|
b790490
|
| Main Entry
|
:
|
Bailey, Brian,1959-
|
| Title & Author
|
:
|
ESL design and verification : : a prescription for electronic system-level methodology /\ Brian Bailey, Grant Martin, Andrew Piziali.
|
| Publication Statement
|
:
|
Amsterdam ;Boston :: Morgan Kaufmann,, ©2007.
|
| Series Statement
|
:
|
The Morgan Kaufmann series in systems on silicon
|
| Page. NO
|
:
|
1 online resource (xxv, 462 pages) :: illustrations
|
| ISBN
|
:
|
0080488838
|
|
|
:
|
: 1281053538
|
|
|
:
|
: 6611053530
|
|
|
:
|
: 9780080488837
|
|
|
:
|
: 9781281053534
|
|
|
:
|
: 9786611053536
|
|
|
:
|
0123735513
|
|
|
:
|
9780123735515
|
| Bibliographies/Indexes
|
:
|
Includes bibliographical references and index.
|
| Contents
|
:
|
CHAPTER 1 WHAT IS ESL?. CHAPTER 2 TAXONOMY AND DEFINITIONS FOR THE ELECTRONIC SYSTEM LEVEL CHAPTER 3 EVOLUTION OF ESL DEVELOPMENT CHAPTER 4 WHAT ARE THE ENABLERS OF ESL?. CHAPTER 5 ESL FLOW. CHAPTER 6 SPECIFICATIONS AND MODELING. CHAPTER 7 PRE-PARTITIONING ANALYSIS. CHAPTER 8 PARTITIONING. CHAPTER 9 POST-PARTITIONING ANALYSIS AND DEBUG CHAPTER 10 POST-PARTITIONING VERIFICATION. CHAPTER 11 HARDWARE IMPLEMENTATION. CHAPTER 12 SOFTWARE IMPLEMENTATION. CHAPTER 13 USE OF ESL FOR IMPLEMENTATION VERIFICATION CHAPTER 14 RESEARCH, EMERGING AND FUTURE PROSPECTS. APPENDIX: LIST OF ACRONYMS.
|
| Abstract
|
:
|
Electronic System Level (ESL) design has mainstreamed it is now an established approach at most of the worlds leading system-on-chip (SoC) design companies and is being used increasingly in system design. From its genesis as an algorithm modeling methodology with no links to implementation, ESL is evolving into a set of complementary methodologies that enable embedded system design, verification and debug through to the hardware and software implementation of custom SoC, system-on-FPGA, system-on-board, and entire multi-board systems. This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen "SLD" or "ESL" go through many stages and false starts, and have observed that the shift in design methodologies to ESL is finally occurring. This is partly because of ESL technologies themselves are stabilizing on a useful set of languages being standardized (SystemC is the most notable), and use models are being identified that are beginning to get real adoption. ESL DESIGN & VERIFICATION offers a true prescriptive guide to ESL that reviews its past and outlines the best practices of today. Visit the authors' companion site! http://www.electronicsystemlevel.com/ * Provides broad, comprehensive coverage not available in any other such book * Massive global appeal with an internationally recognised author team * Crammed full of state of the art content from notable industry experts.
|
| Subject
|
:
|
Systems on a chip-- Design and construction.
|
| Subject
|
:
|
Systems on a chip-- Design and construction.
|
| Subject
|
:
|
Systems on a chip-- Design and construction.
|
| Subject
|
:
|
TECHNOLOGY ENGINEERING-- Electronics-- Circuits-- General.
|
| Subject
|
:
|
TECHNOLOGY ENGINEERING-- Electronics-- Circuits-- Integrated.
|
| Dewey Classification
|
:
|
621.3815
|
| LC Classification
|
:
|
TK7895.E42B326 2007eb
|
| Added Entry
|
:
|
Martin, Grant, (Grant Edmund)
|
|
|
:
|
Piziali, Andrew.
|
| Parallel Title
|
:
|
Electronic system-level design
|