|
" Design, Prototyping, and System-Level Analysis of a Novel Light Emitting Diode (LED) Packaging Technology "
Walwaikar, Anisha Upendra
Santos, Daryl
| Document Type
|
:
|
Latin Dissertation
|
| Language of Document
|
:
|
English
|
| Record Number
|
:
|
1105978
|
| Doc. No
|
:
|
TLpq2354335385
|
| Main Entry
|
:
|
Santos, Daryl
|
|
|
:
|
Walwaikar, Anisha Upendra
|
| Title & Author
|
:
|
Design, Prototyping, and System-Level Analysis of a Novel Light Emitting Diode (LED) Packaging Technology\ Walwaikar, Anisha UpendraSantos, Daryl
|
| College
|
:
|
State University of New York at Binghamton
|
| Date
|
:
|
2019
|
| student score
|
:
|
2019
|
| Degree
|
:
|
Ph.D.
|
| Page No
|
:
|
186
|
| Abstract
|
:
|
This research provides a comprehensive study on the feasibility of the use of Power Overlay (POL) technology for high-power Light Emitting Diode (LED) packages from both a thermal- and reliability perspective. This technology incorporates thermal vias in a low thermal conductivity polyimide substrate directly below the LED chip to reduce the thermal resistance and, thereby, improve the thermal architecture of the LED prototype. The research evaluates the thermal-performance at the package- and system-level prior to fabrication, provides a proof of concept, experimentally measures thermal performance, validates thermal model, performs reliability tests to study its failure mechanisms, and highlights the importance of efficient thermal architecture and the need to choose the right packaging material. The package- and system-level analysis show that the copper vias that extend from the LED die to the package contact pads provide the primary heat dissipation path for the LED package. This is due to the low thermal conductivity of the polyimide and epoxy-based adhesive. The second-level assembly (FR-4 board) adds additional thermal nodes in the heat dissipation path and, therefore, increases the overall temperature and the thermal resistance of the structure. The experimental results obtained using IR Microscopy shows that the inherent chip properties and localized heating not captured in the thermal model leads to asymmetric thermal profiles on the fabricated LED prototype. Therefore, the average chip surface temperature is used to compare and validate the experimental results with the thermal model. Wall-plug efficiency (WPE) is estimated by comparing the average surface temperatures obtained using the thermal model and IR Microscopy. The results indicate that the estimated WPE varies as a function of the input power. The increase in the input power results in a decrease in the WPE and vice versa. A reliability test performed to study the failure analysis shows that the combination of high temperature and high photon flux causes degradation of epoxy-based adhesive in the current design. Therefore, further improvements in the design are required to enhance the functionality and reliability of the LED prototype, especially with respect to choosing the epoxy-based adhesive material that can withstand high temperature and high photon flux.
|
| Subject
|
:
|
Design
|
|
|
:
|
Industrial engineering
|
|
|
:
|
Packaging
|
| |