|
" Electromigration modeling at circuit layout level "
Cher Ming Tan, Feifei He
Document Type
|
:
|
BL
|
Record Number
|
:
|
595093
|
Doc. No
|
:
|
b424312
|
Main Entry
|
:
|
Tan, Cher Ming,1959-
|
Title & Author
|
:
|
Electromigration modeling at circuit layout level\ Cher Ming Tan, Feifei He
|
Publication Statement
|
:
|
Singapore ;New York :: Springer,, c2013
|
Series Statement
|
:
|
SpringerBriefs in applied sciences and technology, Reliability,
|
Page. NO
|
:
|
1 online resource
|
ISBN
|
:
|
9789814451215 (electronic bk.)
|
|
:
|
: 9814451215 (electronic bk.)
|
|
:
|
9789814451208
|
Bibliographies/Indexes
|
:
|
Includes bibliographical references
|
Abstract
|
:
|
Integrated circuit (IC) reliability is of increasing concern in present-day IC technology where the interconnect failures significantly increases the failure rate for ICs with decreasing interconnect dimension and increasing number of interconnect levels. Electromigration (EM) of interconnects has now become the dominant failure mechanism that determines the circuit reliability. This brief addresses the readers to the necessity of 3D real circuit modelling in order to evaluate the EM of interconnect system in ICs, and how they can create such models for their own applications. A 3-dimensional (3D) electro-thermo-structural model as opposed to the conventional current density based 2-dimensional (2D) models is presented at circuit-layout level
|
Subject
|
:
|
Electrodiffusion-- Simulation methods
|
Subject
|
:
|
Integrated circuits-- Reliability
|
Dewey Classification
|
:
|
621.3815
|
LC Classification
|
:
|
TK7874.T36 2013
|
|
:
|
TK7874.T36 2013
|
Added Entry
|
:
|
He, Feifei
|
Added Entry
|
:
|
Ohio Library and Information Network
|
| |