|
" Computer architecture : "
David A. Patterson, John L. Hennessy ; with a contribution by David Goldberg
| Document Type
|
:
|
BL
|
| Record Number
|
:
|
696263
|
| Doc. No
|
:
|
b518452
|
| Main Entry
|
:
|
Patterson, David A
|
| Title & Author
|
:
|
Computer architecture : : a quantitative approach /\ David A. Patterson, John L. Hennessy ; with a contribution by David Goldberg
|
| Edition Statement
|
:
|
Second edition
|
| Publication Statement
|
:
|
San Francisco :: Morgan Kaufmann Publishers,, 1996
|
| Page. NO
|
:
|
1 volume (various pagings) :: illustrations ;; 25 cm
|
| ISBN
|
:
|
1558603298
|
|
|
:
|
: 1558603727
|
|
|
:
|
: 9781558603295
|
|
|
:
|
: 9781558603721
|
| Bibliographies/Indexes
|
:
|
Includes bibliographical references and index
|
| Abstract
|
:
|
As the authors explain in their preface to the Second Edition, computer architecture itself has undergone significant change since 1990. Concentrating on currently predominant and emerging commercial systems, Hennessy and Patterson have prepared entirely new chapters covering additional advanced topics. A new chapter emphasizes superscalar and multiple issues. * Networks : a chapter examines in depth the design issues for small and large shared-memory multiprocessors. This book includes coverage of I/O performance measures; memory : caches and memory-hierarchy design addresses contemporary design issues. It is completely revised on current architectures such as MIPS R4000, Intel 80x86 and Pentium, PowerPC, and HP PA-RISC
|
| Subject
|
:
|
Computer architecture
|
| Subject
|
:
|
architecture ordinateur
|
| Subject
|
:
|
interconnexion réseau
|
| Subject
|
:
|
mémoire hiérarchisée
|
| Subject
|
:
|
multiprocesseur
|
| Subject
|
:
|
pipe-line
|
| Subject
|
:
|
processeur vectoriel
|
| Subject
|
:
|
RISC
|
| Subject
|
:
|
stockage
|
| Dewey Classification
|
:
|
004.2/2
|
| LC Classification
|
:
|
QA76.9.A73P377 1996
|
| Added Entry
|
:
|
Goldberg, David,1954-
|
|
|
:
|
Hennessy, John L
|
| |