|
" Logic synthesis and verification / "
editors, Soha Hassoun, Tsutomu Sasao ; consulting editor, Robert K. Brayton
| Document Type
|
:
|
BL
|
| Record Number
|
:
|
702448
|
| Doc. No
|
:
|
b524637
|
| Title & Author
|
:
|
Logic synthesis and verification /\ editors, Soha Hassoun, Tsutomu Sasao ; consulting editor, Robert K. Brayton
|
| Publication Statement
|
:
|
Boston :: Kluwer Academic Publishers,, [2002]
|
|
|
:
|
, ©2002
|
| Series Statement
|
:
|
The Kluwer international series in engineering and computer science ;
|
| Page. NO
|
:
|
xiv, 454 pages :: illustrations ;; 24 cm
|
| ISBN
|
:
|
0792376064
|
| Bibliographies/Indexes
|
:
|
Includes bibliographical references and index
|
| Subject
|
:
|
Logic circuits-- Computer-aided design
|
| Subject
|
:
|
Logic design-- Data processing
|
| Dewey Classification
|
:
|
621.39/5
|
| LC Classification
|
:
|
TK7868.L6L586 2002
|
| Added Entry
|
:
|
Hassoun, Soha
|
|
|
:
|
Sasao, Tsutomu,1950-
|
| |