|
" Analysis, Architectures and Modelling of Embedded Systems : "
edited by Achim Rettberg, Mauro C. Zanella, Michael Amann, Michael Keckeisen, Franz J. Rammig.
| Document Type
|
:
|
BL
|
| Record Number
|
:
|
746987
|
| Doc. No
|
:
|
b566938
|
| Main Entry
|
:
|
edited by Achim Rettberg, Mauro C. Zanella, Michael Amann, Michael Keckeisen, Franz J. Rammig.
|
| Title & Author
|
:
|
Analysis, Architectures and Modelling of Embedded Systems : : Third IFIP TC 10 International Embedded Systems Symposium, IESS 2009, Langenargen, Germany, September 14-16, 2009. Proceedings\ edited by Achim Rettberg, Mauro C. Zanella, Michael Amann, Michael Keckeisen, Franz J. Rammig.
|
| Edition Statement
|
:
|
Online-ausg
|
| Publication Statement
|
:
|
Berlin, Heidelberg : Springer Berlin Heidelberg, 2009
|
| Series Statement
|
:
|
SpringerLink: Springer e-Books; IFIP Advances in Information and Communication Technology, 310.; International Federation for Information Processing.; IFIP advances in information and communication technology
|
| Page. NO
|
:
|
S.
|
| ISBN
|
:
|
364204283X
|
|
|
:
|
: 3642042848
|
|
|
:
|
: 9783642042836
|
|
|
:
|
: 9783642042843
|
| Contents
|
:
|
Modelling.- State Machine Based Method for Consolidating Vehicle Data.- Automatic HW/SW Interface Modeling for Scratch-Pad and Memory Mapped HW Components in Native Source-Code Co-simulation.- Modelling of Device Driver Software by Reflection of the Device Hardware Structure.- An Infrastructure for UML-Based Code Generation Tools.- A Configurable TLM of Wireless Sensor Networks for Fast Exploration of System Communication Performance.- ConcurrenC: A New Approach towards Effective Abstraction of C-Based SLDLs.- Transaction Level Modelling.- Automatic Generation of Cycle-Approximate TLMs with Timed RTOS Model Support.- Transaction Level Modeling of Best-Effort Channels for Networked Embedded Devices.- Modeling Cache Effects at the Transaction Level.- Scheduling and Real-Time Systems.- Event Stream Calculus for Schedulability Analysis.- Real-Time Scheduling in Heterogeneous Systems Considering Cache Reload Time Using Genetic Algorithms.- Task-Dependent Processor Shutdown for Hard Real-Time Systems.- Experimental Evaluation of a Hybrid Approach for Deriving Service-Time Bounds of Methods in Real-Time Distributed Computing Objects.- Simulation, Verification and Test.- Efficient Parallel Transaction Level Simulation by Exploiting Temporal Decoupling.- Formal Verification for Embedded Systems Design Based on MDE.- Systematic Model-in-the-Loop Test of Embedded Control Systems.- Platforms and Processors.- Proteus, a Hybrid Virtualization Platform for Embedded Systems.- Constructing a Multi-OS Platform with Minimal Engineering Cost.- A Synchronization Method for Register Traces of Pipelined Processors.- Automotive Systems.- Development of Automotive Communication Based Real-Time Systems - A Steer-by-Wire Case Study.- Automatic Transformation of System Models in Automotive Electronics.- Towards a Load Balancing Middleware for Automotive Infotainment Systems.- Case Studies.- Towards an Irritable Bowel Syndrome Control System Based on Artificial Neural Networks.- A Hybrid Hardware and Software Component Architecture for Embedded System Design.- Low-Level Space Optimization of an AES Implementation for a Bit-Serial Fully Pipelined Architecture.- Wireless Sensor Networks.- The Case for Interpreted Languages in Sensor Networks.- Characterization of Inaccessibility in Wireless Networks: A Case Study on IEEE 802.15.4 Standard.- FemtoNode: Reconfigurable and Customizable Architecture for Wireless Sensor Networks.- Tutorials.- Efficient Modeling of Embedded Systems Using Computer-Aided Recoding.- New Challenges for Designers of Fault Tolerant Embedded Systems Based on Future Technologies.
|
| Subject
|
:
|
Computer network architectures.
|
| Subject
|
:
|
Computer science.
|
| Subject
|
:
|
Computer-aided design.
|
| Added Entry
|
:
|
Achim Rettberg
|
|
|
:
|
Franz J Rammig
|
|
|
:
|
Mauro C Zanella
|
|
|
:
|
Michael Amann
|
|
|
:
|
Michael Keckeisen
|
| |