|
" Fault Diagnosis and Fault Tolerance : "
by Tinghuai Chen.
| Document Type
|
:
|
BL
|
| Record Number
|
:
|
753660
|
| Doc. No
|
:
|
b573621
|
| Main Entry
|
:
|
by Tinghuai Chen.
|
| Title & Author
|
:
|
Fault Diagnosis and Fault Tolerance : : a Systematic Approach to Special Topics\ by Tinghuai Chen.
|
| Publication Statement
|
:
|
Berlin, Heidelberg : Springer Berlin Heidelberg, 1992
|
| Page. NO
|
:
|
(xii, 197 pages 120 illustrations)
|
| ISBN
|
:
|
3642771793
|
|
|
:
|
: 9783642771798
|
| Contents
|
:
|
1 Four-Valued Logic and Its Applications --; 1.1 Introduction --; 1.2 Mathematical Basis --; 1.3 STAR Expansions, Boolean Difference and Boolean Differential --; 1.4 Combined Components --; 1.5 Boolean Equations --; 1.6 Test Generation for Combinational Circuits --; 1.7 Statical Test Generation for Sequential Circuits --; 1.8 Identification of Hazards and Dynamic Testing --; 1.9 Transition Logic --; 1.10 Comparison with Other Logics --; References --; 2 Computer System Diagnosis and Society Diagnosis --; 2.1 Introduction (PMC Model) --; 2.2 One Step System Diagnosis for PMC Model --; 2.3 The Extension of System Diagnosis --; 2.4 The Application of System Diagnosis --; References --; 3 Testability Design via Testability Measures --; 3.1 Introduction --; 3.2 Testability Design --; 3.3 Design for Testability at Module Level --; 3.4 Applications --; References --; 4 NMRC: A Technique for Redundancy --; 4.1 Introduction --; 4.2 NMRC System Model --; 4.3 Analysis of Fault Tolerance Capability --; 4.4 Optimal NMRC System Design --; 4.5 An Example for Comparison Analysis --; 4.6 Conclusion --; References --; 4.A.1 The Proof of Theorem 4.4 --; 4.A.2 The Proof of Lemma 2 --; 5 Fault Tolerance of Switching Interconnection ß-Networks --; 5.1 Introduction --; 5.2 General Inequalities --; 5.3 ISE-MISE-RMISE --; 5.4 C 1n, t ß-networks --; 5.5 RFT Network --; 5.6 Conclusion --; References --; 6 The Connectivity of Hypergraph and the Design of Fault Tolerant Multibus Systems --; 6.1 Introduction --; 6.2 Connectivity of Hypergraph --; 6.3 BIB Design and the Optimized Multibus System --; 6.4 WBIB and the Optimized Multibus System --; 6.4.4 WBIB Design for?=3 --; 6.5 Generation of WBIB to Other Networks --; 6.6 Conclusion --; References --; Appendix: The Proof of Theorem 6.6 --; 7 TMR Design of Distributed System for Sequential Faults --; 7.1 Introduction --; 7.2 DFT Concept --; 7.3 The Fault Tolerance Degree --; 7.4 The Relationship Between the Architecture and the Fault Tolerance Degree --; 7.5 Optimal Design --; 7.6 Conclusion --; References.
|
| Abstract
|
:
|
With the rapid growth of scale of integration of VLSI chips and the need forreliable computers, fault diagnosis and fault tolerance have become important topics in chip design and manufacture. This book is intended to lead new researchers in the field to the frontier of some branches of the fault-tolerant computing field. The book presents the results of a research group working at Chongqing University, China, for the last twelveyears. It contains seven chapters that can be read independently of each other. Chapter 1 gives a mathematical introduction to four-valued logic and its applications to test generation, hazard identification, and transition logic. Chapter 2 summarizes work on the fault-diagnosis problem at the system level, with society diagnosis and an analog circuit as examples. Chapter 3 discusses the definition of a testability measure, introduces the synthesis problem for testability, and studies automatic design for testability at gate level and module level. Chapter 4 introduces the new NMRC (N-modular redundancy with comparing) technique and studies some optimal designs. Chapter 5 studies the fault-tolerance of interconnection switching networks and shows how networks can be designed to increase the tolerated number of faulty elements. Chapter 6 shows how fault-tolerance problems for multibus systems correspond to connectivity problems for hypergraphs and how optimal connectivity is achieved with BIB (balanced incomplete block) designs. Chapter 7 discusses TMR (triple modular redundancy) systems.
|
| Subject
|
:
|
Combinatorial analysis.
|
| Subject
|
:
|
Computer science.
|
| Subject
|
:
|
Logic design.
|
| LC Classification
|
:
|
QA76.9.F38B985 1992
|
| Added Entry
|
:
|
Tinghuai Chen
|
| |