| Document Type
|
:
|
BL
|
| Record Number
|
:
|
809795
|
| Doc. No
|
:
|
GBB965683b623811
|
| Main Entry
|
:
|
LaMeres, Brock J.
|
| Title & Author
|
:
|
Introduction to logic circuits logic design with VHDL /\ Brock J. LaMeres.
|
| Edition Statement
|
:
|
2nd edition.
|
| Page. NO
|
:
|
1 online resource (xvi, 499 pages) :: illustrations (some color)
|
| ISBN
|
:
|
9783030124892
|
|
|
:
|
: 3030124894
|
|
|
:
|
9783030124885
|
| Notes
|
:
|
Includes index.
|
| Contents
|
:
|
Intro; Preface; Written the Way It Is Taught; Learning Outcomes; Teaching by Example; Course Design; Instructor Resources; Whatś New in the Second Edition; Acknowledgments; Contents; 1: Introduction: Analog vs. Digital; 1.1 Differences Between Analog and Digital Systems; Concept Check; 1.2 Advantages of Digital Systems over Analog Systems; Concept Check; 2: Number Systems; 2.1 Positional Number Systems; 2.1.1 Generic Structure; 2.1.2 Decimal Number System (Base 10); 2.1.3 Binary Number System (Base 2); 2.1.4 Octal Number System (Base 8); 2.1.5 Hexadecimal Number System (Base 16)
|
|
|
:
|
Concept Check2.2 Base Conversion; 2.2.1 Converting to Decimal; 2.2.1.1 Binary to Decimal; 2.2.1.2 Octal to Decimal; 2.2.1.3 Hexadecimal to Decimal; 2.2.2 Converting from Decimal; 2.2.2.1 Decimal to Binary; 2.2.2.2 Decimal to Octal; 2.2.2.3 Decimal to Hexadecimal; 2.2.3 Converting Between 2n Bases; 2.2.3.1 Binary to Octal; 2.2.3.2 Binary to Hexadecimal; 2.2.3.3 Octal to Binary; 2.2.3.4 Hexadecimal to Binary; 2.2.3.5 Octal to Hexadecimal; 2.2.3.6 Hexadecimal to Octal; Concept Check; 2.3 Binary Arithmetic; 2.3.1 Addition (Carries); 2.3.2 Subtraction (Borrows); Concept Check
|
|
|
:
|
2.4 Unsigned and Signed Numbers2.4.1 Unsigned Numbers; 2.4.2 Signed Numbers; 2.4.2.1 Signed Magnitude; 2.4.2.2 Oneś Complement; 2.4.2.3 Twoś Complement; 2.4.2.4 Arithmetic with Twoś Complement; Concept Check; 3: Digital Circuitry and Interfacing; 3.1 Basic Gates; 3.1.1 Describing the Operation of a Logic Circuit; 3.1.1.1 The Logic Symbol; 3.1.1.2 The Truth Table; 3.1.1.3 The Logic Function; 3.1.1.4 The Logic Waveform; 3.1.2 The Buffer; 3.1.3 The Inverter; 3.1.4 The AND Gate; 3.1.5 The NAND Gate; 3.1.6 The OR Gate; 3.1.7 The NOR Gate; 3.1.8 The XOR Gate; 3.1.9 The XNOR Gate; Concept Check
|
|
|
:
|
3.2 Digital Circuit Operation3.2.1 Logic Levels; 3.2.2 Output DC Specifications; 3.2.3 Input DC Specifications; 3.2.4 Noise Margins; 3.2.5 Power Supplies; 3.2.6 Switching Characteristics; 3.2.7 Data Sheets; Concept Check; 3.3 Logic Families; 3.3.1 Complementary Metal Oxide Semiconductors (CMOS); 3.3.1.1 CMOS Operation; 3.3.1.2 CMOS Inverter; 3.3.1.3 CMOS NAND Gate; 3.3.1.4 CMOS NOR Gate; 3.3.2 Transistor-Transistor Logic (TTL); 3.3.2.1 TTL Operation; 3.3.3 The 7400 Series Logic Families; 3.3.3.1 Part Numbering Scheme; 3.3.3.2 DC Operating Conditions
|
|
|
:
|
3.3.3.3 Pin-out Information for the DIP PackagesConcept Check; 3.4 Driving Loads; 3.4.1 Driving Other Gates; 3.4.2 Driving Resistive Loads; 3.4.3 Driving LEDs; Concept Check; 4: Combinational Logic Design; 4.1 Boolean Algebra; 4.1.1 Operations; 4.1.2 Axioms; 4.1.2.1 Axiom #1: Logical Values; 4.1.2.2 Axiom #2: Definition of Logical Negation; 4.1.2.3 Axiom #3: Definition of a Logical Product; 4.1.2.4 Axiom #4: Definition of a Logical Sum; 4.1.2.5 Axiom #5: Logical Precedence; 4.1.3 Theorems; 4.1.3.1 De Morganś Theorem of Duality; 4.1.3.2 Identity; 4.1.3.3 Null Element; 4.1.3.4 Idempotent
|
| Subject
|
:
|
Logic circuits.
|
| Subject
|
:
|
VHDL (Computer hardware description language)
|
| Subject
|
:
|
Logic circuits.
|
| Subject
|
:
|
VHDL (Computer hardware description language)
|
| Dewey Classification
|
:
|
621.39/5
|
| LC Classification
|
:
|
TK7868.L6
|