|
" Computer Aided Verification : "
Isil Dillig, Serdar Tasiran (eds.).
| Document Type
|
:
|
BL
|
| Record Number
|
:
|
862679
|
| Main Entry
|
:
|
CAV (Conference)(31st :2019 :, New York, N.Y.)
|
| Title & Author
|
:
|
Computer Aided Verification : : 31st International Conference, CAV 2019, New York City, NY, USA, July 15-18, 2019, proceedings.\ Isil Dillig, Serdar Tasiran (eds.).
|
| Publication Statement
|
:
|
Cham, Switzerland :: SpringerOpen,, [2019]
|
| Series Statement
|
:
|
Lecture notes in computer science ;; 11562
|
|
|
:
|
LNCS sublibrary. SL 1, Theoretical computer science and general issues
|
| Page. NO
|
:
|
1 online resource
|
| ISBN
|
:
|
3030255409
|
|
|
:
|
: 3030255425
|
|
|
:
|
: 3030255433
|
|
|
:
|
: 9783030255404
|
|
|
:
|
: 9783030255428
|
|
|
:
|
: 9783030255435
|
|
|
:
|
9783030255398
|
|
|
:
|
9783030255428
|
| Bibliographies/Indexes
|
:
|
Includes bibliographical references and author index.
|
| Contents
|
:
|
Logics, Decision Procedures, and Solvers -- Satisfiability Checking for Mission-Time LTL -- High-Level Abstractions for Simplifying Extended String Constraints in SMT -- Alternating Automata Modulo First Order Theories -- Q3B: An Efficient BDD-based SMT Solver for Quantified Bit-Vectors -- CVC4SY: Smart and Fast Term Enumeration for Syntax-Guided Synthesis -- Incremental Determinization for Quantifier Elimination and Functional Synthesis -- Numerical Programs -- Loop Summarization with Rational Vector Addition Systems -- Invertibility Conditions for Floating-Point Formulas -- Numerically-Robust Inductive Proof Rules for Continuous Dynamical Systems -- Icing: Supporting Fast-math Style Optimizations in a Verified Compiler -- Sound Approximation of Programs with Elementary Functions -- Verification -- Formal verification of quantum algorithms using quantum Hoare logic -- SecCSL: Security Concurrent Separation Logic -- Reachability Analysis for AWS-based Networks -- Distributed Systems and Networks -- Verification of Threshold-Based Distributed Algorithms by Decomposition to Decidable Logics -- Gradual Consistency Checking -- Checking Robustness Against Snapshot Isolation -- Efficient verification of network fault tolerance via counterexampleguided refinement -- On the Complexity of Checking Consistency for Replicated Data Types -- Communication-closed asynchronous protocols -- Verification and Invariants -- Interpolating Strong Induction -- Verifying Asynchronous Event-Driven Programs Using Partial Abstract Transformers -- Inferring Inductive Invariants from Phase Structures -- Termination of Triangular Integer Loops is Decidable -- AliveInLean: A Verified LLVM Peephole Optimization Verifier -- Concurrency -- Automated Parameterized Verification of CRDTs -- What's wrong with on-the-y partial order reduction -- Integrating Formal Schedulability Analysis into a Verifed OS Kernel -- Rely-guarantee Reasoning about Concurrent Memory Management in Zephyr RTOS -- Violat: Gen erating Tests of Observational Refinement for Concurrent Objects.
|
| Abstract
|
:
|
The open access two-volume set LNCS 11561 and 11562 constitutes the refereed proceedings of the 31st International Conference on Computer Aided Verification, CAV 2019, held in New York City, USA, in July 2019. The 52 full papers presented together with 13 tool papers and 2 case studies, were carefully reviewed and selected from 258 submissions. The papers were organized in the following topical sections: Part I: automata and timed systems; security and hyperproperties; synthesis; model checking; cyber-physical systems and machine learning; probabilistic systems, runtime techniques; dynamical, hybrid, and reactive systems; Part II: logics, decision procedures; and solvers; numerical programs; verification; distributed systems and networks; verification and invariants; and concurrency.
|
| Subject
|
:
|
Artificial intelligence.
|
| Subject
|
:
|
Computer industry.
|
| Subject
|
:
|
Computer logic.
|
| Subject
|
:
|
Computer programs-- Verification, Congresses.
|
| Subject
|
:
|
Computer science.
|
| Subject
|
:
|
Logic design.
|
| Subject
|
:
|
Software engineering.
|
| Subject
|
:
|
Artificial intelligence.
|
| Subject
|
:
|
Computer industry.
|
| Subject
|
:
|
Computer logic.
|
| Subject
|
:
|
Computer programs-- Verification.
|
| Subject
|
:
|
Computer science.
|
| Subject
|
:
|
Logic design.
|
| Subject
|
:
|
Software engineering.
|
| Subject
|
:
|
Software Engineering.
|
| Subject
|
:
|
Logic in AI.
|
| Subject
|
:
|
Logics and Meanings of Programs.
|
| Subject
|
:
|
Mathematical Logic and Formal Languages.
|
| Subject
|
:
|
System Performance and Evaluation.
|
| Subject
|
:
|
The Computing Profession.
|
| Dewey Classification
|
:
|
005.1
|
| LC Classification
|
:
|
QA76.758.C38 2019
|
| Added Entry
|
:
|
Dillig, Isil
|
|
|
:
|
Tasiran, Serdar
|
| Parallel Title
|
:
|
CAV 2019
|
| |