رکورد قبلیرکورد بعدی

" Test generation of crosstalk delay faults in VLSI circuits / "


Document Type : BL
Record Number : 891629
Main Entry : Jayanthy, S.
Title & Author : Test generation of crosstalk delay faults in VLSI circuits /\ S. Jayanthy, M.C. Bhuvaneswari.
Publication Statement : Singapore :: Springer,, [2019].
Page. NO : 1 online resource (xi, 156 pages) :: illustrations (some color)
ISBN : 9789811324932
: : 9789811324949
: : 9789811347849
: : 981132493X
: : 9811324948
: : 9811347840
: 9789811324925
: 9811324921
Bibliographies/Indexes : Includes bibliographical references.
Contents : Chapter 1. Background and Review of Crosstalk Delay Fault Models and the Crosstalk Effects -- Chapter 2. Review of Test Generation Techniques for Crosstalk Delay Faults -- Chapter 3. An Automatic Test Pattern Generation Method for Crosstalk Delay Faults Using Modified PODEM and FAN Algorithm -- Chapter 4. An Automatic Test Pattern Generation Method for Crosstalk Delay Faults using Single-Objective Genetic Algorithm -- Chapter 5. An Automatic Test Pattern Generation Method for Crosstalk Delay Faults Using Single-Objective Particle Swarm Optimization -- Chapter 6. Simulation of Asynchronous Sequential Circuits using Fuzzy Delay Model -- Chapter 7. Simulation Based Test Generation for Crosstalk Delay Faults in Asynchronous Sequential Circuits.
Abstract : This book describes a variety of test generation algorithms for testing crosstalk delay faults in VLSI circuits. It introduces readers to the various crosstalk effects and describes both deterministic and simulation-based methods for testing crosstalk delay faults. The book begins with a focus on currently available crosstalk delay models, test generation algorithms for delay faults and crosstalk delay faults, before moving on to deterministic algorithms and simulation-based algorithms used to test crosstalk delay faults. Given its depth of coverage, the book will be of interest to design engineers and researchers in the field of VLSI Testing.
Subject : Crosstalk.
Subject : Integrated circuits-- Very large scale integration-- Testing.
Subject : Algorithms data structures.
Subject : Circuits components.
Subject : Computer architecture logic design.
Subject : Crosstalk.
Subject : Integrated circuits-- Very large scale integration-- Testing.
Subject : Systems analysis design.
Subject : TECHNOLOGY ENGINEERING / Mechanical
Subject : Circuits and Systems.
Subject : Control Structures and Microprogramming.
Subject : Logic Design.
Subject : Performance and Reliability.
Dewey Classification : ‭621.39/5‬
LC Classification : ‭TK7874.75‬
Added Entry : Bhuvaneswari, M. C.
کپی لینک

پیشنهاد خرید
پیوستها
Search result is zero
نظرسنجی
نظرسنجی منابع دیجیتال

1 - آیا از کیفیت منابع دیجیتال راضی هستید؟