| Document Type
|
:
|
BL
|
| Record Number
|
:
|
976777
|
| Doc. No
|
:
|
b731147
|
| Title & Author
|
:
|
System-on-chip : : next generation electronics /\ edited by Bashir M. Al-Hashimi.
|
| Publication Statement
|
:
|
London :: Institution of Electrical Engineers,, ©2006.
|
| Series Statement
|
:
|
IEE circuits, devices and systems series ;; 18
|
| Page. NO
|
:
|
1 online resource (xxviii, 911 pages) :: illustrations
|
| ISBN
|
:
|
1849190208
|
|
|
:
|
: 6612151749
|
|
|
:
|
: 9781849190206
|
|
|
:
|
: 9786612151743
|
|
|
:
|
0863415520
|
|
|
:
|
9780863415524
|
| Bibliographies/Indexes
|
:
|
Includes bibliographical references and index.
|
| Contents
|
:
|
PART I -- System-level design; 1 Multi-criteria decision making in embedded system design; 2 System-level performance analysis -- the SymTA/S approach; 3 Analysis and optimisation of heterogeneous real-time embedded systems; 4 Hardware/software partitioning of operating systems: focus on deadlock avoidance; Models of computation in the design process; 6 Architecture description languages for programmable embedded systems; PART II -Embedded software; 7 Concurrent models of computation for embedded software; 8 Retargetable compilers and architecture exploration for embedded processors.
|
|
|
:
|
9 Software power optimisationPART III -Power reduction and management; 10 Power-efficient data management for dynamic applications; 11 Low power system scheduling, synthesis and displays; 12 Power minimisation techniques at the RT-level and below; 13 Leakage power analysis and reduction for nano-scale circuits; PART IV -- Reconfigurable computing; 14 Reconfigurable computing: architectures and design methods; PART V-Architectural synthesis; 15 CAD tools for embedded analogue circuits in mixed-signal integrated Systems-on-Chip; 16 Clock-less circuits and system synthesis.
|
|
|
:
|
PART VI -- Network-on-chip17 Network-on-chip architectures and design methods; 18 Asynchronous on-chip networks; PART VII -Simulation and verification; 19 Covalidation of complex hardware/software systems; 20 Hardware/software cosimulation from interface perspective; 21 System-level validation using formal techniques; PART VIII -- Manufacturing test; 22 Efficient modular testing and test resource partitioning for core-based SoCs; 23 On-chip test infrastructure design for optimal multi-site testing; 24 High-resolution flash time-to-digital conversion and calibration for system-on-chip testing.
|
| Abstract
|
:
|
System-on-Chip (SoC) represents the next major market for microelectronics, and there is considerable interest world-wide in developing effective methods and tools to support the SoC paradigm. SoC is an expanding field, at present the technical and technological literature about the overall state-of-the-art in SoC is dispersed across a wide spectrum which includes books, journals, and conference proceedings. The book provides a comprehensive and accessible source of state-of-the-art information on existing and emerging SoC key research areas, provided by leading experts in th.
|
| Subject
|
:
|
Embedded computer systems.
|
| Subject
|
:
|
Microelectronics.
|
| Subject
|
:
|
Systems on a chip.
|
| Subject
|
:
|
COMPUTERS-- Logic Design.
|
| Subject
|
:
|
Embedded computer systems.
|
| Subject
|
:
|
Microelectronics.
|
| Subject
|
:
|
Microélectronique.
|
| Subject
|
:
|
Systèmes enfouis (informatique)
|
| Subject
|
:
|
Systems on a chip.
|
| Subject
|
:
|
TECHNOLOGY ENGINEERING-- Electronics-- Circuits-- Logic.
|
| Subject
|
:
|
TECHNOLOGY ENGINEERING-- Electronics-- Circuits-- VLSI ULSI.
|
| Subject
|
:
|
TECHNOLOGY ENGINEERING-- Electronics-- Digital.
|
| Subject
|
:
|
TECHNOLOGY ENGINEERING-- Electronics-- Microelectronics.
|
| Dewey Classification
|
:
|
621.381
|
|
|
:
|
621.395
|
| LC Classification
|
:
|
TK7895.E42S976 2006eb
|
| Added Entry
|
:
|
Al-Hashimi, Bashir.
|
| Added Entry
|
:
|
Institution of Electrical Engineers.
|