| Document Type
|
:
|
BL
|
| Record Number
|
:
|
986298
|
| Doc. No
|
:
|
b740668
|
| Main Entry
|
:
|
Murthy, Praveen K.,1969-
|
| Title & Author
|
:
|
Memory management for synthesis of DSP software /\ Praveen K. Murthy, Shuvra S. Bhattacharyya.
|
| Publication Statement
|
:
|
Boca Raton, FL :: CRC/Taylor & Francis,, 2006.
|
| Page. NO
|
:
|
1 online resource (xvi, 299 pages) :: illustrations
|
| ISBN
|
:
|
0849337526
|
|
|
:
|
: 1420019473
|
|
|
:
|
: 9780849337529
|
|
|
:
|
: 9781420019476
|
| Bibliographies/Indexes
|
:
|
Includes bibliographical references (pages 279-291) and index.
|
| Contents
|
:
|
Notation and background -- Lifetime analysis -- Dynamic storage allocation -- The CBP parameter -- Buffer sharing via merging techniques -- Buffer merging algorithms -- Beyond single appearance schedules -- Conclusion.
|
| Abstract
|
:
|
Although programming in memory-restricted environments is never easy, this holds especially true for digital signal processing (DSP). The data-rich, computation-intensive nature of DSP makes memory management a chief and challenging concern for designers. Memory Management for Synthesis of DSP Software focuses on minimizing memory requirements during the synthesis of DSP software from dataflow representations. Dataflow representations are used in many popular DSP design tools, and the methods of this book can be applied in that context, as well as other contexts where dataflow is used. This boo.
|
| Subject
|
:
|
Computer software-- Development.
|
| Subject
|
:
|
Integrated circuits-- Very large scale integration.
|
| Subject
|
:
|
Signal processing-- Digital techniques.
|
| Subject
|
:
|
Computer software-- Development.
|
| Subject
|
:
|
Integrated circuits-- Very large scale integration.
|
| Subject
|
:
|
Signal processing-- Digital techniques.
|
| Dewey Classification
|
:
|
621.382/2
|
| LC Classification
|
:
|
TK5102.9.M87 2006
|
| Added Entry
|
:
|
Bhattacharyya, Shuvra S.,1968-
|